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Abstract 
Cascode circuit which behave like a MOS transistor but features high output impedance and low feedback 
capacitance are integral part of the high performance analog VLSI design. This paper investigates the working of the 
classical regulated cascode circuit and a new modified one is proposed. The basic intention of the new design is to 
reduce the threshold voltage of the classical cascode circuit to start the regulating process. Significant improvement is 
observed through simulation. PSpice is used to carry out the simulation work. The simulation experimental data and 
graphs confirming the theoretical analysis are presented. Finally a current mirror circuit is designed using the 
modified cascode structure. 
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of C3IT 
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1. Introduction 
The cascade of a common source stage and a common gate stage is called cascode topology in case of 
MOS transistors. The word ‘cascode’ is a contraction of the phase ‘cascade to cathode’ [6].  Simple 
cascode circuit with the gate voltage of the cascode transistor being controlled by a feedback amplifier is 
called a ‘regulated cascode' circuit [1]. Cascode stages are widely used in different circuits to boost gain 
in amplifiers or to obtain higher precision current mirrors without adding new current consuming stages. 
Biasing of the transistors is important in cascode circuit to prevent the inevitable loss in dynamic range. 
The bias circuits are supposed to bias the cascode transistors on the edge of saturation [2]. With the 
advancement of technology transistors with minimum feature size are dominating VLSI and high-
frequency designs. But as a result of scaling these devices down the channel-length modulation and 
carrier multiplication are pronounced even at a low voltage level. As a result the maximum dc-voltage 
gain achievable by these transistors reduces which restricts the overall gain [4]. In such cases the 
regulated cascode circuit with minimum size transistors can be applied to obtain higher input output 
isolation, higher output impedance, higher bandwidth, good frequency response, and high dc gain 
simultaneously. Current mirror is a two terminal structure whose output current at any instant of time is 
independent of voltage applied across its output terminals and depends on the input current. The ratio of 
Available online at www.sciencedirect.com
Open access under CC BY-NC-ND license.
Open access under CC BY-NC-ND license.
478   P.P. Mukherjee /  Procedia Technology  4 ( 2012 )  477 – 481 
output and input current is given by the ratio of device dimensions that can be controlled. Current mirrors 
may be used as active load as they offer high impedance.  
In this work a modified RGC circuit is presented with improved regulation performance. In section 2 
of this paper the classical RGC circuit [1] is analyzed. In section 3, the proposed new circuit and its 
theoretical analysis is presented. The design considerations of new circuit are mentioned in section 4. In 
section 5 and 6 of this paper, PSpice simulation results and current mirror circuit are presented. The last 
section concludes the paper. 
2.  The classical  RGC circuit 
The classical RGC circuit which is chosen as the basis of this work is shown in fig1. (a) [1]. The 
circuit could be conceptualized like Fig 1. (b) where the transistor T3 serves as the amplifier [5]. The job 
of the amplifier is to sense and compensate the deviations in Vds1 and maintain a constant gate voltage at 
the gate of output transistor T2.  
 
 
 
 
 
 
 
 
 
 
 
 
Fig1.a) Basis RGC Circuit 1.b) Generalized RGC Circuit (GRGC)   
 
To impose and maintain the regulation employed in the circuit, it is essential to bias the transistors into 
the desired operating region. In case of classical RGC circuit the transistor T1 is initially at ohmic region, 
then goes to saturation [1]. The classical circuit starts regulation at the output voltage of 0.5 volt 
approximately [1]. When T1 operates in the ohmic region the circuit does not show regulating behavior. 
But it is noticeable that the regulation works even if the transistor T2 is driven into the ohmic region and 
this extends the dynamic range of the output signal [1]. These issues are considered to improve the 
regulation characteristics in the modified circuit.  
3. The Modified RGC circuit 
 The circuit diagram of the modified RGC circuit is presented in fig. 2a). In contrast to the classical 
circuit all the transistors are biased on the edge of saturation here [3]. To compare and distinguish the 
operation, the transistor subscript numbers are kept identical as in the classical circuit. The difference 
between the two circuits is that, here the transistor T2 is used as the input transistor and the output is 
taken from the drain terminal of transistor T1. In this circuit transistor T3 is always operating in the 
saturation region as its drain and gate terminals are shorted. As T3 and T1 have a common gate, their 
gate- source voltages are equal thus the current through the T3 and T1 must be equal if their dimensions 
are identical. Considering all the transistors in the circuit have equal dimension, the expression for the 
output current is given by     I3/Iout = (W3L1/W1L3) {(1+Ȝ Vds3)/ (1+Ȝ Vds1)} ……………………1) 
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where W and L are the width and length of the channel of individual transistors respectively and Ȝ is 
the relative variation in length of the channel for a given increment in drain to source voltage (Vds). 
Transistor T2 is stacked on T1, as a result the output resistance of the circuit increases. This avoids 
channel length modulation problem [7]. The operating region of T2 and T1 is clear from Fig2.b). In the 
graph Vds1 and Vds2 is always greater than Vgs1 and Vgs2 respectively. So T1 and T2 always operate in 
the saturation region. 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig 2.a) Modified RGC Circuit 2.b) Various transistor parameters plotting depicting operating region of the transistors  
4. The design considerations 
The design of the proposed topology is done using PSpice. For betterment of comparison between two 
circuits all the transistor dimensions and other technological parameters are kept identical. Table.1 
contains the information used to design and simulate the circuits. 
 
 
 
 
 
 
 
 
Table 1. Design and Technological Parameters 
5. Simulation results and comparison 
The study of regulation is compared. Output voltage is swept in both circuit from 0 to 4 volt with a 
step voltage 0.1 volt and the output current is plotted against output voltage. In first case Vdd is made 
equal to 5volt and Vss terminal is kept at ground. The basic aim of this work, to reduce the threshold 
voltage of the cascode circuit is achieved. It is clear from the fig 3 that the new circuit is providing 
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regulated constant output current from the very beginning where the previous circuit starts its regulation 
at a threshold value of nearly 0.5 volt, although the dynamic range is compromised in the new circuit. 
From the fig 3 it is also evident that the output transistor (T2 for RGC and T1 for modified RGC) gate 
voltage is constant throughout in modified circuit where for classical RGC it is changing during no 
regulation period. 
   
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig 3. Measured output characteristics of the basis and modified RGC circuit. To illustrate the regulation process gate voltage is 
also plotted (scale on right hand axis). 
Another important behavior of the classical RGC circuit is noticed when it is subjected to a positive 
and negative power supply. The basis circuit shows an oscillatory stepping behavior (shown in fig 4) 
when Vdd = 5volt and Vss = -5volt is connected to the circuit and clearly the regulating nature is 
disturbed, whereas the modified circuit is exhibiting fine regulation under the same situation (fig 4). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig 4. The condition of regulation when RGC and modified RGC is connected to a positive to negative power supply connection 
(e.g. Vdd=5volt and Vss= -5volt). Modified RGC output scale is on right hand axis. 
6. Current Mirror 
481 P.P. Mukherjee /  Procedia Technology  4 ( 2012 )  477 – 481 
The current mirror circuit designed using the modified cascode circuit is shown in fig 5a). The 
output current versus input current graph when the input voltage is varied from 0 to 5 volt is shown in fig 
5b) which proves the robustness of the circuit as a current mirror. The circuit operates well in positive to 
negative power supply variation. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig 5 a). The current mirror circuit using modified RGC circuit. b) Output current versus input applying the voltage 
supply variations from 0 to 5 volt. 
7. Conclusion 
From the simulated result it is clearly evident that in case of modified circuit the threshold 
voltage to start regulation is reduced whereas the dynamic range is compromised. The modified circuit 
also shows better performance of regulation than the classical circuit when it is subjected to a positive to 
negative power supply connection. The modified cascode circuit can be used to implement circuit 
functioning like current mirror, voltage amplifier etc. 
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